Attorney Docket No.: SNSY-A1996-50

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Inventor(s):

Narendra V. Shenoy and Lukas Van

Group Art Unit: 2768

Ginneken

Filed:

07/01/97

Examiner: GARB

Serial No.:

08/886,625

Title: A METHOD FOR PHYSICAL PLACEMENT OF AN INTEGRATED CIRCUIT ADAPTIVE TO NETLIST

CHANGES

Form 1449

U.S. Patent Documents

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
	Α						
	В						
	С						

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Publication	Country or		Sub-	Trans	lation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	D			_				
	E		l					
	F							

Other Documents

Examiner					
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication			
W	G	Hojat et al.; "AN INTEGRATED PLACEMENT AND SYNTHESIS APPROACH FOR TIMING CLOSURE OF POWER PC MICROPROCESSORS"; 1997; International Conference on Computers and Processors; Austin, Texas, pp. 2%-210.			
W	Н	Murofushi et al.; "LAYOUT DRIVEN RE-SYNTHESIS FOR LOW POWER CONSUMPTION LSD's"; 1997; Semiconductor DA & TEST Engineering Center DA Development Dept., Kawasaki 210, JAPAN, pp. i-iv.			
W	1	Kannan et al.; "A METHODOLOGY AND ALGORITHMS FOR POST-PLACEMENT DELAY OPTIMIZATION"; 1994; Cadence Design Systems, Inc., 2655 Seely Road, San Jose, CA 95134; 31st ACM/IEEE Design Automation Conference, pp. 326-332.			
W	J	Stenz et al.; "TIMING DRIVEN PLACEMENT IN INTERACTION WITH NETLIST TRANSFORMATIONS"; 1997; Siemens AG Semiconductor Group 81617 Munich, Germany, PP. 36 - 41.			
	K				
W		FLOORPLAN DESIGNS"; 1983; Computer Science Department, IBM Research Laboratory, San Jose, CA 95193, pp.91-101.			
Examiner \	NS	Date Considered 8.8.00			

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.